Virtual Platform to Analyze the Security of a System on Chip at Microarchitectural Level - Archive ouverte HAL Access content directly
Conference Papers Year : 2021

Virtual Platform to Analyze the Security of a System on Chip at Microarchitectural Level

Lilian Bossuet
  • Function : Author
  • PersonId : 885906
Florent Bruguier
Maria Mushtaq
David Novo
Loïc France
Pascal Benoit
Thomas Perianin
  • Function : Author

Abstract

The processors (CPUs) embedded in System on Chip (SoC) have to face recent attacks taking advantage of vulnerabilities/features in their microarchitectures to retrieve secret information. Indeed, the increase in complexity of modern CPU and SoC is mainly driven by the seek of performance rather than security. Even if efforts like isolation techniques have been taken to thwart cyberattacks, most microarchitectural features can open the door to security holes. One typical example is the exploitation of cache memory which keeps track of the program execution and paves the way to side-channel (SCA) analysis and transient execution attacks like Meltdown and Spectre, which take advantage of speculative execution. This paper introduces an ongoing study aiming at analyzing the attacks relying on the hardware vulnerabilities of the microarchitectures of CPUs and SoCs. The main objective is to create a virtual and open platform that simulates the behavior of microarchitectural features and their interactions with the peripherals, like accelerators and memories in emerging technologies. The gem5 simulator, whose configuration can be customized to a specific CPU or SoC architecture, is the basis of our chosen platform for security analysis.
Fichier principal
Vignette du fichier
silm21_forcioli.pdf (646.22 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03353878 , version 1 (28-09-2021)

Identifiers

Cite

Quentin Forcioli, Jean-Luc Danger, Clémentine Maurice, Lilian Bossuet, Florent Bruguier, et al.. Virtual Platform to Analyze the Security of a System on Chip at Microarchitectural Level. EuroS&PW 2021 - IEEE European Symposium on Security and Privacy Workshops, Sep 2021, Vienne, Austria. pp.96-102, ⟨10.1109/EuroSPW54576.2021.00017⟩. ⟨hal-03353878⟩
234 View
484 Download

Altmetric

Share

Gmail Facebook X LinkedIn More