Emulating round-to-nearest ties-to-zero "augmented" floating-point operations using round-to-nearest ties-to-even arithmetic - Archive ouverte HAL
Article Dans Une Revue IEEE Transactions on Computers Année : 2021

Emulating round-to-nearest ties-to-zero "augmented" floating-point operations using round-to-nearest ties-to-even arithmetic

Résumé

The 2019 version of the IEEE 754 Standard for Floating-Point Arithmetic recommends that new “augmented” operations should be provided for the binary formats. These operations use a new “rounding direction”: round to nearest ties-to-zero. We show how they can be implemented using the currently available operations, using round-to-nearest ties-to-even with a partial formal proof of correctness.
Fichier principal
Vignette du fichier
Emulation-RN0-revised.pdf (323.22 Ko) Télécharger le fichier
coq_proofs.zip (26.35 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02137968 , version 1 (23-05-2019)
hal-02137968 , version 2 (15-10-2019)
hal-02137968 , version 3 (18-10-2019)
hal-02137968 , version 4 (13-03-2020)

Identifiants

Citer

Sylvie Boldo, Christoph Q. Lauter, Jean-Michel Muller. Emulating round-to-nearest ties-to-zero "augmented" floating-point operations using round-to-nearest ties-to-even arithmetic. IEEE Transactions on Computers, 2021, 70 (7), pp.1046 - 1058. ⟨10.1109/TC.2020.3002702⟩. ⟨hal-02137968v4⟩
761 Consultations
1326 Téléchargements

Altmetric

Partager

More