Communication Dans Un Congrès Année : 2012

A path toward high voltage devices : 3.3 kV 4H-SiC JBS and JFET

Résumé

In the context of higher voltage reaching, this study presents the methodological design of a 3.3kV 4H-SiC JFET. Different criteria have been studied to determine optimized values for the critical parameters. By taking account of the technological process limitations, we were then able to fabricate the device and reach our aim. The device is classically formed of a drain electrode on the rear face of the wafer, which funnels the current to a source electrode via a channel, controlled by a gate electrode.

Fichier principal
Vignette du fichier
2012-HETECH.pdf (241.27 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Licence

Dates et versions

hal-01113179 , version 1 (04-02-2015)

Licence

Identifiants

  • HAL Id : hal-01113179 , version 1

Citer

F Chevalier, G Grosset, L Dupuy, Dominique Tournier, Dominique Planson, et al.. A path toward high voltage devices : 3.3 kV 4H-SiC JBS and JFET. HETECH, Nov 2012, Barcelone, France. ⟨hal-01113179⟩
228 Consultations
164 Téléchargements

Partager

  • More