



**HAL**  
open science

## A path toward high voltage devices: 3.3 kV 4H-SiC JBS and JFET

F Chevalier, G Grosset, L Dupuy, Dominique Tournier, Dominique Planson,  
Pierre Brosselard

► **To cite this version:**

F Chevalier, G Grosset, L Dupuy, Dominique Tournier, Dominique Planson, et al.. A path toward high voltage devices: 3.3 kV 4H-SiC JBS and JFET. HETECH, Nov 2012, Barcelone, France. hal-01113179

**HAL Id: hal-01113179**

**<https://hal.science/hal-01113179>**

Submitted on 4 Feb 2015

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# A path toward high voltage devices : 3.3 kV 4H-SiC JBS and JFET


F. Chevalier<sup>a</sup>, G. Grosset<sup>b</sup>, L. Dupuy<sup>b</sup>, D. Tournier<sup>a</sup>, D. Planson<sup>a</sup>, P. Brosselard<sup>a</sup>  
 florian.chevalier@insa-lyon.fr

<sup>a</sup> Université de Lyon  
 Ampère Laboratory, INSA de Lyon  
 69621 Villeurbanne CEDEX, France

<sup>b</sup> Ion Beam Services  
 avenue Gaston Imbert prolongée  
 13 790 Peynier, France

## Introduction

In the context of higher voltage reaching, this study presents the methodological design of a 3.3kV 4H-SiC JFET. Different criteria have been studied to determine optimized values for the critical parameters. By taking account of the technological process limitations, we were then able to fabricate the device and reach our aim. The device is classically formed of a drain electrode on the rear face of the wafer, which funnels the current to a source electrode *via* a channel, controlled by a gate electrode.



In order to sustain high voltages, we first optimized the first epilayer with a  $10^{15} \text{ cm}^{-3}$  doping level and  $40 \mu\text{m}$  thick. For this optimization, we have taken into account the edge termination and the passivation efficiency. Schottky and JBS diodes [1] (Fig. 1) were performed on CREE material used as our device support. As a first result, we observed the influence of the P+ strips : their presence or not for Schottky diodes, and their spacing for the JBS (a 3 to 4 ratio or a 3 to 8). Fig. 2 shows that the more bipolar it is, the higher voltage it sustains and the lower they leaks. The reliability of those statistics came from high number of tested samples : 214 Schottky diodes, 224 JBS 3/8 and 459 JBS 3/4. Electrical characteristics on Fig. 3 [2] are  $I-V$  curves showing the highest voltage sustained by different kinds of diodes. About 50% of JBS3-4 sustains voltage higher than 3kV ; highest reached voltage is 3.5kV, with a mean value of 2.4kV and a 3kV median. On the other hand, all Schottky diodes and 96% of JBS3-8 do not sustain more than 3kV. Peripheral protection are all the same.

Such diodes can also be implemented in an inverter leg as freewheeling diodes.




Fig. 3 : Reverse characteristics of JBS 3/4

## Design and characterization of JFET




Fig. 4 : Cross section of vertical and lateral channel JFET with a Schottky contact for the upper gate electrode

Then, to ensure the gate blocking capability of the JFET we decided to add a lateral channel [3,4] in addition to the existing vertical channel. What makes the difference between our structure and the others is the upper Schottky gate oxide-protected (Fig. 4), that ensures both low blocking-command voltage (in absolute value) and low leakage current through the gate [5].  $W_1$  and  $W_2$  are the widths of lateral and vertical channel respectively, while  $N_L$  and  $N_V$  are their respective doping levels.  $LN$  is the margin between the source and the surface gate contacts,  $L_{Sch}$  is the length of the Schottky surface gate contact and  $LO$  is the length of the protecting oxide.

Those last three parameters define the length of the lateral channel and can vary from 3 up to 5  $\mu\text{m}$ . These values are respectively set by technological constraints and the maximum allowed lateral channel resistivity. To make a more efficient and reliable device, we have to find the optimal values for those seven parameters. To this end, we performed finite elements simulations with Sentaurus<sup>TM</sup>. While the breakdown voltage  $V_{BR}$  must be maxed out, the pinch-off voltage  $V_{GS-off}$  and the on-state resistance  $R_{on}$  must be the lowest as possible. So we used a criterion inspired from

$$\text{Baliga's one [6] : } \max \left| \frac{V_{BR}^2}{V_{GS-off} \cdot R_{on}} \right|$$

Fig. 5 shows the electrical characteristics  $J_{DS}(V_{DS})$  with different  $V_{GS}$  at 25°C. Increasing the control voltage  $V_{GS}$  from 0 V to -20 V clearly affects the channel modulation, and -20 V as  $V_{GS}$  are sufficient to block the JFET. Measurements have been performed under probes without thick metal layer. So the on-state resistance is lower than expected value.

## Summary

The aim we followed was finding new technique to reach 3.3kV. After performing some diodes and study the influence of geometry, we design and fabricate a JFET based on a new structure with low leakage levels. Both components (diode and JFET) ensure a 3.3kV blocking voltage and open new paths for many applications.

## References

- [1] P. Brosselard *et al.*, *Materials Science & Engineering B*, **2009**, 165, 15-17
- [2] B. Vergne *et al.*, *PASChAC, EPF*, **2012**
- [3] P. Friedrichs *et al.*, *Mat. Sci. Forum* **1243-1246**, 338-342 (2000).
- [4] J.H. Zhao *et al.*, *Solid-State Elec.* **47**, 377-384 (2003).
- [5] French patent BR67419/CPI/VP, **2010**
- [6] B. J. Baliga, *Fundamentals of power semiconductor devices*, Springer, **2008**




Fig. 5 : Electrical characteristics of the fabricated JFET showing the modulation effect (-5V step)