Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2024

Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML

Résumé

The emergence of Deep Neural Network (DNN) and machine learning-based applications paved the way for a new generation of hybrid hardware platforms. Hybrid platforms em- bed several cores and accelerators in a small package. However, in order to satisfy the Size, Weight and Power (SWaP) constraints, limited and shared resources are integrated. This paper presents an overview of the standards applicable to the certification of hybrid platforms and an early mapping of their objectives to said platforms. In particular, we consider how the classification of AMC20-152A for airborne electronic hardware applies to hybrid platforms. We also consider AMC20-193 for multi-core platforms, and how this standard fits different types of accelerators.
Fichier principal
Vignette du fichier
main.pdf (1.24 Mo) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04614496 , version 1 (17-06-2024)

Identifiants

  • HAL Id : hal-04614496 , version 1

Citer

Benjamin Lesage, Frédéric Boniol, Kevin Delmas, Adrien Gauffriau, Alfonso Mascarenas Gonzalez, et al.. Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML. 12th European Congress on Embedded Real Time Software and Systems (ERTS 2024), Jun 2024, Toulouse, France. ⟨hal-04614496⟩

Collections

PHYLOG ERTS2024
0 Consultations
0 Téléchargements

Partager

Gmail Mastodon Facebook X LinkedIn More