Drain Current Variability in 2-levels Stacked Nanowire Gate All Around P-type Field Effect Transistors - Archive ouverte HAL
Communication Dans Un Congrès Année : 2023

Drain Current Variability in 2-levels Stacked Nanowire Gate All Around P-type Field Effect Transistors

Résumé

An experimental study of drain current statistical characteristics in two vertically stacked nanowire MOSFETs (bottom one: Omega shaped and top one: nanowire) is presented. The most critical parameter variations are identified using an advanced mismatch model that well describes the experimental results, while the impact of channel geometry is examined for every source of process variations.
Fichier principal
Vignette du fichier
Donghyun Kim_EDTM2023.pdf (1.32 Mo) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04305370 , version 1 (27-11-2023)

Identifiants

Citer

Donghyun Kim, Sylvain Barraud, Gérard Ghibaudo, Christoforos Theodorou, Jae Woo Lee. Drain Current Variability in 2-levels Stacked Nanowire Gate All Around P-type Field Effect Transistors. 2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Mar 2023, Seoul, South Korea. pp.1-3, ⟨10.1109/EDTM55494.2023.10103067⟩. ⟨hal-04305370⟩
42 Consultations
38 Téléchargements

Altmetric

Partager

More