Memory prefetching for tomography acceleration on FPGAs through HLS tools - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2021

Memory prefetching for tomography acceleration on FPGAs through HLS tools

Daouda Diakite
Nicolas Gac

Résumé

Backward projection is one of the most timeconsuming steps in method-based iterative reconstruction computed tomography. The 3D back-projection memory access pattern is potentially enough to efficiently exploit the computation power of acceleration boards based on GPU or FPGA. However, exploiting the full potential of these architectures has always been a major concern. Therefore, an algorithm architecture co-design approach is necessary to harness these parallel architectures sufficiently. This paper proposes an OpenCL acceleration of the voxel-driven 3D backprojection algorithm on an Arria 10 FPGA. We perform an offline study of the algorithm memory access pattern to prefetch sinogram data to the on-chip BRAM before performing reconstruction.
Fichier principal
Vignette du fichier
GDR_SoC2_2021.pdf (339.24 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03240542 , version 1 (28-05-2021)

Identifiants

  • HAL Id : hal-03240542 , version 1

Citer

Daouda Diakite, Nicolas Gac. Memory prefetching for tomography acceleration on FPGAs through HLS tools. 15ème Colloque National du GDR SOC2, Jun 2021, Rennes, France. ⟨hal-03240542⟩
60 Consultations
104 Téléchargements

Partager

Gmail Facebook X LinkedIn More