A study of predictable execution models implementation for industrial data-flow applications on a multi-core platform with shared banked memory - Archive ouverte HAL Access content directly
Conference Papers Year : 2020

A study of predictable execution models implementation for industrial data-flow applications on a multi-core platform with shared banked memory

Matheus Schuh
Claire Maïza
  • Function : Author
Joël Goossens
  • Function : Author
  • PersonId : 830909
Pascal Raymond
Benoît Dupont de Dinechin
  • Function : Author
  • PersonId : 947915

Abstract

We study the implementation of dataflow applications on multi-core processor with on-chip shared multi-banked memory. Specifically, we consider the Kalray MPPA2 processor and three applications coded using the industrial toolchain SCADE Suite. We focus on the runtime environment assuming global static scheduling, time-triggered and non-preemptive execution of tasks. Our contributions include (i) a technique to implement SCADE applications compliant with execution models inspired by PREMs (PRedictable Execution Models), (ii) an exhaustive comparison of three execution models with and without isolation, and finally (iii) guidelines for predictable implementation of a data-flow application on multi-core processors with shared on-chip memory.
Fichier principal
Vignette du fichier
schuh2020study.pdf (943.07 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

hal-03185800 , version 1 (30-03-2021)

Identifiers

Cite

Matheus Schuh, Claire Maïza, Joël Goossens, Pascal Raymond, Benoît Dupont de Dinechin. A study of predictable execution models implementation for industrial data-flow applications on a multi-core platform with shared banked memory. 2020 IEEE Real-Time Systems Symposium (RTSS), Dec 2020, Houston, TX, United States. ⟨10.1109/RTSS49844.2020.00034⟩. ⟨hal-03185800⟩
62 View
167 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More