Communication Dans Un Congrès Année : 2018

Robustness study of 1700 V 45 mΩ SiC MOSFETs

Résumé

The threshold voltage instability is a main reliability issue of Silicon Carbide MOSFET transistors. It is a critical parameter when it comes to give a failure in time rate for industrial power applications. In this context, a static ageing test based on JEDEC standard is proposed and the resulting gate oxide degradation is studied and discussed in this paper. Complementary testing was performed with dynamic reliability on the gate and the results obtained are used to add insight to the current discussion of SiC MOSFET reliability standards. Additionally, test bench and characterization protocols are detailed.

Fichier principal
Vignette du fichier
icit_2018_version_finale.pdf (913.56 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Licence
Loading...

Dates et versions

hal-01942728 , version 1 (03-12-2018)

Licence

Identifiants

Citer

Quentin Molin, Mehdi Kanoun, Christophe Raynaud, Hervé Morel. Robustness study of 1700 V 45 mΩ SiC MOSFETs. 2018 IEEE ICIT, Feb 2018, Lyon, France. ⟨10.1109/ICIT.2018.8352285⟩. ⟨hal-01942728⟩
158 Consultations
670 Téléchargements

Altmetric

Partager

  • More