Harnessing FPGAs potential with OpenCL - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2018

Harnessing FPGAs potential with OpenCL

Résumé

The work presented deals with the evaluation of F-PGAs resurgence for hardware and software acceleration. We focus our attention on the tools developed by FPGAs manufacturers, in particular the Intel FPGA S-DK for OpenCL, that promises a new level of hardware abstraction from the developer's perspective, allowing a software-like programming of FPGAs. Our first contribution is to propose an accurate memory benchmark, and we follow with an evaluation of different custom OpenCL implementations of one use case : the computed tomogra-phy. With some clues on memory fetching and coalescing, we then further tune designs to improve performance. Finally , a comparison is made with GPU implementations, and a preliminary conclusion is drawn on FPGAs future in the semiconductor realm. This presentation include but is not limited to results presented in [3].
Fichier principal
Vignette du fichier
GDR_SoCSiP_2018_paper_26.pdf (132.42 Ko) Télécharger le fichier
SoCSIP_poster_2018.pdf (450.66 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01841029 , version 1 (17-07-2018)

Identifiants

  • HAL Id : hal-01841029 , version 1

Citer

Maxime Martelli, Nicolas Gac, Alain Mérigot, Cyrille Enderli. Harnessing FPGAs potential with OpenCL. 13ème Colloque nationale du GDR SoC/SiP, Jun 2018, Paris, France. ⟨hal-01841029⟩
115 Consultations
132 Téléchargements

Partager

Gmail Facebook X LinkedIn More