Flash gate optimized process and integration for electrical performances requirement on advanced embedded memory - Archive ouverte HAL
Communication Dans Un Congrès Année : 2016

Flash gate optimized process and integration for electrical performances requirement on advanced embedded memory

Résumé

In this paper a correlation between specific inline and electrical parameters related to erase threshold voltage has been deeply investigated. This study shows the impact of the WL roughness on a NOR flash memory performances. A process recipe optimization and Run to Run feed-forward controller have been evaluated to keep the process in control.
Fichier principal
Vignette du fichier
Agharben.2016.Flash gate optimized process and integration for electrical performances requirement on advanced embedded memory.pdf (449.92 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01737950 , version 1 (20-03-2018)

Identifiants

Citer

El Amine Agharben, M. Bileci, A. Roussy, Marc Bocquet. Flash gate optimized process and integration for electrical performances requirement on advanced embedded memory. 2016 International Symposium on Semiconductor Manufacturing (ISSM), Dec 2016, Tokyo, Japan. ⟨10.1109/ISSM.2016.7934533⟩. ⟨hal-01737950⟩
89 Consultations
130 Téléchargements

Altmetric

Partager

More