Assessing the Performance of the SRR Loop Scheduler with Irregular Workloads
Résumé
The power consumption of the High Performance Computing (HPC) systems is an increasing concern as large-scale systems grow
in size and, consequently, consume more energy. In response to this challenge, we have develop and evaluate new energy-aware load balancers
to reduce the average power demand and save energy of parallel systems when scientific applications with imbalanced load are executed.
Our load balancers combine dynamic load balancing with DVFS techniques in order to reduce the clock frequency of underloaded computing cores
which experience some residual imbalance even after tasks are remapped. The results show that our load balancers present
power reductions of 7.5% in average with the fine-grained variant that performs per-core DVFS, and of 18.75% with the coarse-grained variant
that performs per-chip DVFS over real applications.
Origine | Fichiers produits par l'(les) auteur(s) |
---|
Loading...