PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming - Archive ouverte HAL Access content directly
Conference Papers Year : 2014

PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming

Abstract

The high performance Digital Signal Processors (DSP) currently manufactured by Texas Instruments are heterogeneous multiprocessor architectures. Programming these architectures is a complex task often reserved to specialized engineers because the bottlenecks of both the algorithm and the architecture need to be deeply understood in order to obtain a fairly parallel execution. The PREESM framework objective is to simplify the programming of multicore DSP systems by building on dataflow programming methods. The current functionalities of this scalable framework cover memory and time analysis, as well as automatic deadlock-free code generation. Several tutorials are provided with the tool for fast initiation of C programmers to multicore DSP programming. This paper demonstrates PREESM capabilities by comparing simulation and execution performances on a stereo matching algorithm prototyped on the TMS320C6678 8-core DSP device.
Fichier principal
Vignette du fichier
ederc2014.pdf (206.31 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01059313 , version 1 (29-08-2014)

Identifiers

  • HAL Id : hal-01059313 , version 1

Cite

Maxime Pelcat, Karol Desnos, Julien Heulot, Clément Guy, Jean François Nezan, et al.. PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming. EDERC, Sep 2014, Italy. pp.36. ⟨hal-01059313⟩
268 View
1270 Download

Share

Gmail Facebook X LinkedIn More