Low latency solution for confidentiality and integrity checking in embedded systems with off-chip memory - Archive ouverte HAL Access content directly
Conference Papers Year : 2007

Low latency solution for confidentiality and integrity checking in embedded systems with off-chip memory

Abstract

This paper proposes a complete hardware solution for embedded systems that fully protects off-chip memory. Our security core is based on one-time pad (OTP) encryption and a CRC integrity check module. These modules safeguard external memories for embedded processors against a series of well-known attacks, including replay attacks, spoofing attacks and relocation attacks. The implementation limits memory space overhead to 18.25 or 32.75%. It also reduces memory latency from 22 cycles for an alternate approach to 11 or 3 clock cycles depending on desired performance. The loss for software execution with our solution is only 10% compared with a non-protected solution. A FPGA-based implementation of the security core has been completed to gauge the security overhead and to compare our approach with existing solutions.
Fichier principal
Vignette du fichier
recosoc07.pdf (311.72 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00165288 , version 1 (25-07-2007)

Identifiers

  • HAL Id : hal-00165288 , version 1

Cite

Romain Vaslin, Guy Gogniat, Jean-Philippe Diguet, Russell Tessier, Wayne Burleson. Low latency solution for confidentiality and integrity checking in embedded systems with off-chip memory. Reconfigurable communication-centric Socs 2007, Jun 2007, Montpellier, France. ⟨hal-00165288⟩
303 View
243 Download

Share

Gmail Facebook X LinkedIn More