Multicore and Network Topology Codesign for Pareto-Optimal Multinode Architecture - Institut d'Électronique et des Technologies du numéRique - UMR CNRS 6164 Accéder directement au contenu
Communication Dans Un Congrès Année : 2024

Multicore and Network Topology Codesign for Pareto-Optimal Multinode Architecture

Résumé

This paper presents an exploration framework for multinode multicore High-Performance Computing (HPC) systems. The proposed method allows to explore rapidly various network topologies to find the optimized solutions in terms of latency for a given application. The proposed method facilitates the in-depth Design Space Exploration (DSE) to identify Pareto-optimal solutions in HPC systems. Experiments demonstrate that our method accelerates HW-SW co-design search by a factor of 3.7 compared to a semi-exhaustive method.
Fichier principal
Vignette du fichier
EUSIPCO_Multicore_and_Network_Topology_Codesign_for_Pareto_Optimal_Multinode_Architecture-2.pdf (259.42 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04608249 , version 1 (11-06-2024)

Identifiants

  • HAL Id : hal-04608249 , version 1

Citer

Ophélie Renaud, Karol Desnos, Erwan Raffin, Jean-François Nezan. Multicore and Network Topology Codesign for Pareto-Optimal Multinode Architecture. EUSIPCO, EURASIP, Aug 2024, Lyon, France. ⟨hal-04608249⟩
0 Consultations
0 Téléchargements

Partager

Gmail Mastodon Facebook X LinkedIn More