RISC-V processor enhanced with a dynamic micro-decoder unit - Équipe ASIC (Architecture, Systems, Infrastructure and electroniCs) Accéder directement au contenu
Pré-Publication, Document De Travail Année : 2024

RISC-V processor enhanced with a dynamic micro-decoder unit

Résumé

For years, the open-source RISC-V instruction set has been driving innovation in processor design, spanning from high-end cores to low-cost or low-power cores. After a decade of evolution, RISC architectures are now as mature as the CISC architectures popularized by industry giant Intel. Security and energy efficiency are now joining execution speed among the design constraints. In this article, we assess the benefits and costs associated with integrating a micro-decoding unit inspired by CISC processors into a RISC-V core. This unit, added in a specific pipeline stage, should enable dynamic custom instruction sequences execution whose usage could be, for instance to compress binaries, obfuscate behavior, etc.
Fichier principal
Vignette du fichier
udecoder.pdf (225.15 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04616772 , version 1 (19-06-2024)

Identifiants

  • HAL Id : hal-04616772 , version 1

Citer

Juliette Pottier, Thomas Nieddu, Bertrand Le Gal, Sébastien Pillement, Maria Mendez Real. RISC-V processor enhanced with a dynamic micro-decoder unit. 2024. ⟨hal-04616772⟩
0 Consultations
0 Téléchargements

Partager

Gmail Mastodon Facebook X LinkedIn More