Communication Dans Un Congrès Année : 2026

Design and Reliability Analysis of a Pipeline RISC-V Processor Core

Résumé

Reliability and performance are key design concerns for embedded processors deployed in space and safety-critical environments. This work enhances our previously developed Hardened RISC-V System-on-Chip (HARV-SoC) by implementing a pipelined architecture. This implementation improves execution efficiency while keeping the design straightforward to avoid reliability issues. Although the pipeline enhances performance, it entails trade-offs between performance and reliability depending on the chosen design options. We present a detailed analysis by performing a fault-injection simulation in the processor core that models the effects of Single-Event Upsets (SEUs) in the core's flip-flop elements, and by estimating the effects in future irradiation experiments. The results provide valuable insights into the processor's robustness and identify the critical elements for future hardening implementations targeting specific architectural components.

Fichier principal
Vignette du fichier
2026_LATS_HARV_SoC_Pipeline_HAL_Version.pdf (432.67 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Licence

Dates et versions

hal-05481356 , version 1 (28-01-2026)

Licence

Identifiants

  • HAL Id : hal-05481356 , version 1

Citer

Douglas A Santos, Wesley Grignani, Carolina Imianosky, Douglas R Melo, Luigi Dilillo. Design and Reliability Analysis of a Pipeline RISC-V Processor Core. 27th IEEE Latin American Test Symposium, Mar 2026, Florianopolis, Brazil. ⟨hal-05481356⟩
26 Consultations
203 Téléchargements

Partager

  • More