Communication Dans Un Congrès Année : 2025

Detecting Hardware Trojans in Microprocessors via Hardware Error Correction Code-based Modules

Résumé

Software-exploitable Hardware Trojans (HTs) enable attackers to execute unauthorized software or gain illicit access to privileged operations. This manuscript introduces a hardware-based methodology for detecting runtime HT activations using Error Correction Codes (ECCs) on a RISC-V microprocessor. Specifically, it focuses on HTs that inject malicious instructions, disrupting the normal execution flow by triggering unauthorized programs. To counter this threat, the manuscript introduces a Hardware Security Checker (HSC) leveraging Hamming Single Error Correction (HSEC) architectures for effective HT detection. Experimental results demonstrate that the proposed solution achieves a 100% detection rate for potential HT activations, with no false positives or undetected attacks. The implementation incurs minimal overhead, requiring only 72 #LUTs, 24 #FFs, and 0.5 #BRAM while maintaining the microprocessor's original operating frequency and introducing no additional time delay.

Fichier principal
Vignette du fichier
Detecting_Program_Control_Flow_Attacks_in_Microprocessors_via_Error_Correction_Code_based_Hardware_Security_Modules.pdf (1.89 Mo) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Licence

Dates et versions

hal-05055204 , version 1 (04-05-2025)

Licence

Identifiants

Citer

Alessandro Palumbo, Ruben Salvador. Detecting Hardware Trojans in Microprocessors via Hardware Error Correction Code-based Modules. 2025 IEEE 31st International Symposium on On-Line Testing and Robust System Design (IOLTS), Jul 2025, Naples, Italy. pp.1-7, ⟨10.1109/IOLTS65288.2025.11116960⟩. ⟨hal-05055204⟩
191 Consultations
185 Téléchargements

Altmetric

Partager

  • More