Innovative gate driver structure achieving low jitter across isolation barrier for parallel connected SiC modules - Archive ouverte HAL
Communication Dans Un Congrès Année : 2025

Innovative gate driver structure achieving low jitter across isolation barrier for parallel connected SiC modules

Résumé

The parallel connection of power transistors is a common approach to enhance the current capability of converter systems. However, the development of wide bandgap semiconductors introduces significant challenges in parallel operation, primarily due to the need to synchronize sharp current edges during switching. One cause of current imbalance is the delay between gate signals resulting from mismatches in gate drivers. This article presents a novel structure designed to ensure synchronization of eight gate drivers for SiC modules in parallel while addressing the issue of gate loop oscillation. Rigorous measurements are conducted to investigate the performances of a low-jitter isolation barrier and the gate driver's behaviour under different temperatures. Additionally, part-to-part variations among four gate drivers were examined. The results demonstrate a jitter below 2 ns on the parallel gate voltage, highlighting the effectiveness of the proposed solution.

Mots clés

Fichier non déposé

Dates et versions

hal-04735536 , version 1 (14-10-2024)

Identifiants

  • HAL Id : hal-04735536 , version 1

Citer

Louison Gouy, Anne-Sophie Descamps, Nicolas Ginot, Christophe Batard. Innovative gate driver structure achieving low jitter across isolation barrier for parallel connected SiC modules. IEEE Applied Power Electronics Conference (APEC 2025), Mar 2025, Atlanta (Georgia), United States. pp.PAPER#2135. ⟨hal-04735536⟩
0 Consultations
0 Téléchargements

Partager

More