CMOS Scaling Challenges for High Performance and Low Power applications facing Reliability Criteria towards the Decananometer range - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

CMOS Scaling Challenges for High Performance and Low Power applications facing Reliability Criteria towards the Decananometer range

Résumé

The huge improvements in integrated circuits manufacturing has faced great challenges between process optimization, performance requirements and the trade-off between low power operation and reliability for long term use. Both the variability at time zero and the time variability due to external constraints and aging phenomena make mandatory the validation of the CMOS technology nodes from device to circuits and products under operation. While High-K Metal-Gate (HKMG) offered good compromises down to 28nm gate-length, the move to Fully Depleted Silicon on Insulator (FDSOI) allows to further scale the dimension down to 14nm effective gate-length with ultra-thin equivalent gate-oxide thickness (EOT) of 1.35 nm. This has been obtained guarantying a small subthreshold slope for switching, small drain-induced barrier lowering (DIBL) for limited short-channel effect (SCE) and excellent current drivability thanks to a proper gate-stack with HfO 2 /SiON optimization and adapted rapid thermal processing and annealing. We give new insights to determine first the performance with temperature, the process variability impact at time zero and the robustness of CMOS nodes submitted to interface traps, oxide charge and recoverable traps. Their role is analysed using accelerated DC and AC experiments in devices to SRAM cell and array, focusing on the balance between hot-carrier and bias temperature damage. This allows to guaranty the technology robustness, speed performance and limited power consumption for product qualification.

Dates et versions

hal-04604693 , version 1 (07-06-2024)

Identifiants

Citer

Alain Bravaix, G Hamparsoumian, J Sonzogni, H Pitard, T Garba-Seybou, et al.. CMOS Scaling Challenges for High Performance and Low Power applications facing Reliability Criteria towards the Decananometer range. International Congress on Advanced Materials Sciences and Engineering 2023, Mar 2023, Vienne (Austria), Austria. pp.012003, ⟨10.1088/1742-6596/2548/1/012003⟩. ⟨hal-04604693⟩
4 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Mastodon Facebook X LinkedIn More