Reliability evaluation of circuits designed in multi- and single-stage versions - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2018

Reliability evaluation of circuits designed in multi- and single-stage versions

Résumé

Nanometer circuits suffer heavily from fabrication, transient and permanent failures. Circuit reliability has to be added to the design space. Probabilistic transfer matrix is an exact method to calculate the reliability of a circuit. Traditionally, logic gates are the basic blocks of this method with a constant reliability for all gates and all possible input vector combination. This paper introduces the importance of considering the transistor arrangement as a pre-processing step and presents an analysis of logic functions designed in single- and multi-stage versions. The results show that single-stage versions present higher reliability when compared to the multi-stage solution. These results confirm the higher robustness induced by more complex arrangements.
Fichier non déposé

Dates et versions

hal-04477727 , version 1 (26-02-2024)

Identifiants

Citer

R. Schvittz, M. Pontes, C. Meinhardt, D. Franco, Lirida Naviner, et al.. Reliability evaluation of circuits designed in multi- and single-stage versions. 2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS), Feb 2018, Puerto Vallarta, Mexico. pp.1-4, ⟨10.1109/LASCAS.2018.8399927⟩. ⟨hal-04477727⟩
7 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Mastodon Facebook X LinkedIn More