Analysis of stepwise charging limits and its implementation for efficiency improvement in switched capacitor DC–DC converters - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Analog Integrated Circuits and Signal Processing Année : 2021

Analysis of stepwise charging limits and its implementation for efficiency improvement in switched capacitor DC–DC converters

Résumé

In this work we analysed the stepwise charging technique to find the limits from which it is beneficial in terms of load capacitance and charge–discharge frequency. We included in the analysis practical limitations such as the consumption of auxiliary logic needed to implement the technique and the minimum size of auxiliary switches imposed by the technology. We proposed an ultra-low-power logic block to push these limits and to obtain benefits from this technique in small capacitances. Finally, we proposed to use a stepwise driver in the driving of the gate capacitance of power switches in switched-capacitor (SC) DC–DC converters. We designed and manufactured, in a 130 nm process, a SC DC–DC converter and measured a 29% energy reduction in the gate-drive losses of the converter. This accounts for an improvement of 4% (from 69 to 73%) in the overall converter efficiency.
Fichier non déposé

Dates et versions

hal-04420921 , version 1 (27-01-2024)

Identifiants

Citer

Francisco Veirano, Pablo Castro Lisboa, Pablo Pérez-Nicoli, Lirida Naviner, Fernando Silveira. Analysis of stepwise charging limits and its implementation for efficiency improvement in switched capacitor DC–DC converters. Analog Integrated Circuits and Signal Processing, 2021, 109 (2), pp.271-282. ⟨10.1007/s10470-021-01810-5⟩. ⟨hal-04420921⟩
17 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Mastodon Facebook X LinkedIn More