Hardening a Real-Time Operating System for a Dependable RISC-V System-on-Chip - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

Hardening a Real-Time Operating System for a Dependable RISC-V System-on-Chip

Résumé

In safety-critical systems, solutions that rely on redundancies at the hardware and software levels allow these systems to operate in radiation-harsh environments. In the literature, software-based techniques for enhancing reliability in critical systems are less developed when compared to hardware-based fault-tolerant techniques. In this context, we implemented error correction and detection techniques through software, along with a custom RISC-V processor-core implementation. RISC-V is an open instruction set architecture that is gaining popularity due to its modular design, as well as the FreeRTOS kernel, which is a well-established Real-Time Operating System. Our implemented proposal has shown to be able to reduce the number of execution failures by four times when compared to the standard version at the cost of increased execution time and energy consumption. The experimental results may guide designers in choosing the best trade-offs between reliability and resource constraints in complex contexts such as space applications.
Fichier principal
Vignette du fichier
2023___DFTS___RTOS_FT___HAL_Version.pdf (255.43 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04266886 , version 1 (31-10-2023)

Identifiants

Citer

Benjamin Mezger, Douglas Santos, Luigi Dilillo, Douglas Melo. Hardening a Real-Time Operating System for a Dependable RISC-V System-on-Chip. DFT 2023 - 36th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Oct 2023, Juan-Les-Pins, France. pp.1-6, ⟨10.1109/DFT59622.2023.10313566⟩. ⟨hal-04266886⟩
51 Consultations
131 Téléchargements

Altmetric

Partager

Gmail Mastodon Facebook X LinkedIn More