LDPC Codes with Low Error Floors and Efficient Encoders - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

LDPC Codes with Low Error Floors and Efficient Encoders

Résumé

This work presents low-density parity-check (LDPC) codes with low error floors, close to capacity performance and highly efficient encoders targeting high throughput applications such as free-space optical downlinks from low earth orbit (LEO) satellites to ground. We devise a code design strategy to find suitable protograph LDPC code ensembles and discuss an field-programmable gate array (FPGA) implementation of the obtained codes. In addition to having competitive decoding performance, the proposed codes have advantages in terms of encoding complexity. An FPGA prototype highlights significant improvements in resource utilization by a factor of around 10 compared to standardized DVB-S2 and CCSDS solutions.
Fichier non déposé

Dates et versions

hal-04261619 , version 1 (27-10-2023)

Identifiants

Citer

Benjamin Gadat, Lyonel Barthe, Balázs Matuz, Charly Poulliat. LDPC Codes with Low Error Floors and Efficient Encoders. IEEE International Conference on Communications (ICC 2023), May 2023, Rome, Italy. pp.6658-6663, ⟨10.1109/ICC45041.2023.10278875⟩. ⟨hal-04261619⟩
74 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More