Performance Perspective of Gate-All-Around Double Nanosheet CMOS Beyond High-Speed Logic Applications - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Journal of Integrated Circuits and Systems Année : 2022

Performance Perspective of Gate-All-Around Double Nanosheet CMOS Beyond High-Speed Logic Applications

Résumé

In this review paper, the performance characteristics of Gate-All-Around (GAA) double nanosheet (NS) MOSFETs are described over a broad temperature range, from 78 K to 473 K (200 oC). Emphasis is on the analog operation, showing good potential. Besides the transistor length, the impact of the metal gate Effective Work Function and the vertical distance between the nanosheets has been studied. Among others, a clear Zero Temperature Coefficient (ZTC) gate voltage has been observed that can be modeled by considering the shift with temperature of the threshold voltage and the maximum transconductance. A trade-off has been noticed between the transistor efficiency and the unit gain frequency, whereby the optimal operation point occurs in strong inversion regime. The feasibility of designing simple analog circuits has also been demonstrated. Finally, a detailed investigation of the low-frequency noise behavior yields good values for the flicker noise Power Spectral Density in comparison with other technology nodes.

Dates et versions

hal-03852430 , version 1 (15-11-2022)

Identifiants

Citer

Eddy Simoen, Carlos H.S. Coelho, Vanessa C.P. Da Silva, João Martino, Paula Ghedini Der Agopian, et al.. Performance Perspective of Gate-All-Around Double Nanosheet CMOS Beyond High-Speed Logic Applications. Journal of Integrated Circuits and Systems, 2022, 17 (2), pp.1-9. ⟨10.29292/jics.v17i2.617⟩. ⟨hal-03852430⟩
17 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More