Interface Trap Generation and Hole Trapping Under NBTI and PBTI in Advanced CMOS Technology With a 2-nm Gate Oxide - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue IEEE Transactions on Device and Materials Reliability Année : 2004

Interface Trap Generation and Hole Trapping Under NBTI and PBTI in Advanced CMOS Technology With a 2-nm Gate Oxide

Résumé

This paper gives an insight into the degradation mechanisms during negative and positive bias temperature instabilities in advanced CMOS technology with a 2-nm gate oxide. We focus on generated interface traps and oxide traps to distinguish their dependencies and effects on usual transistor parameters. negative bias temperature instability (NBTI) and positive bias temperature instability in both NMOS and PMOS have been compared and a possible explanation for all configurations has been suggested. Recovery and temperature effect under NBTI were also investigated showing different behaviors of the two components.
Fichier non déposé

Dates et versions

hal-03661158 , version 1 (06-05-2022)

Identifiants

Citer

M. Denais, V. Huard, C. Parthasarathy, G. Ribes, F. Perrier, et al.. Interface Trap Generation and Hole Trapping Under NBTI and PBTI in Advanced CMOS Technology With a 2-nm Gate Oxide. IEEE Transactions on Device and Materials Reliability, 2004, IEEE Transactions on Device and Materials Reliability, 4 (4), pp.715-722. ⟨10.1109/TDMR.2004.840856⟩. ⟨hal-03661158⟩
24 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Mastodon Facebook X LinkedIn More