Improving the Photon Detection Probability of SPAD implemented in FD-SOI CMOS Technology with light-trapping concept - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2021

Improving the Photon Detection Probability of SPAD implemented in FD-SOI CMOS Technology with light-trapping concept

Résumé

This article proposes a 3D electro-optical simulation method to estimate the Photon Detection Probability (PDP) of Single-Photon Avalanche Diodes (SPAD) implemented in 28nm Fully Depleted Silicon-On-Insulator (FD-SOI) CMOS technology. In order to improve the PDP of SPAD implemented in FD-SOI CMOS technology, a light-trapping approach is studied, thanks to the patterning of Shallow Trench Insolation (STI) layer and the patterning of Silicon substrate, respectively in the case of Front Side Illumination (FSI) and Back Side Illumination (BSI). An average gain of 50% for wavelengths between 400nm-1000nm and of 200% for wavelengths between 800-1000nm respectively in the case of FSI and BSI are achieved. Based on this study, IC fabrication including several designs of SPAD implemented in FD-SOI CMOS technology with different pattern sizes is launched for future electro-optical characterization. © 2021 IEEE.
Fichier non déposé

Dates et versions

hal-03622066 , version 1 (28-03-2022)

Identifiants

Citer

S. Gao, D. Issartel, Régis Orobtchouk, Fabien Mandorlo, D. Golanski, et al.. Improving the Photon Detection Probability of SPAD implemented in FD-SOI CMOS Technology with light-trapping concept. 2021 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EuroSOI-ULIS), Sep 2021, Caen, France. ⟨10.1109/EuroSOI-ULIS53016.2021.9560684⟩. ⟨hal-03622066⟩
28 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More