Leveraging Targeted Value Prediction to Unlock New Hardware Strength Reduction Potential - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2021

Leveraging Targeted Value Prediction to Unlock New Hardware Strength Reduction Potential

Arthur Perais

Résumé

Value Prediction (VP) is a microarchitectural technique that speculatively breaks data dependencies to increase the available Instruction Level Parallelism (ILP) in general purpose processors. Despite recent proposals, VP remains expensive and has intricate interactions with several stages of the classical superscalar pipeline. In this paper, we revisit and simplify VP by leveraging the irregular distribution of the values produced during the execution of common programs. First, we demonstrate that a reasonable fraction of the performance uplift brought by a full VP infrastructure can be obtained by predicting only a few "usual suspects" values. Furthermore, we show that doing so allows to greatly simplify VP operation as well as reduce the value predictor footprint. Lastly, we show that these Minimal and Targeted VP infrastructures conceptually enable Speculative Strength Reduction (SpSR), a rename-time optimization whereby instructions can disappear at rename in the presence of specific operand values.
Fichier principal
Vignette du fichier
perais-micro21.pdf (1.08 Mo) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03325303 , version 1 (24-08-2021)

Licence

Identifiants

Citer

Arthur Perais. Leveraging Targeted Value Prediction to Unlock New Hardware Strength Reduction Potential. IEEE/ACM International Symposium on Microarchitecture (MICRO 2021), Oct 2021, Athens, Greece. ⟨10.1145/3466752.3480050⟩. ⟨hal-03325303⟩

Collections

UGA CNRS TIMA
60 Consultations
650 Téléchargements

Altmetric

Partager

Gmail Mastodon Facebook X LinkedIn More