Hardware-in-the-Loop Validation of an FPGA-Based Real-Time Simulator for Power Electronics Applications - Archive ouverte HAL
Communication Dans Un Congrès Année : 2015

Hardware-in-the-Loop Validation of an FPGA-Based Real-Time Simulator for Power Electronics Applications

Résumé

This paper presents the hardware-in-the-loop (HIL) validation of a proposed FPGA-based real-time simulator for power electronics applications. The proposed FPGA-based real-time simulation platform integrates the Modified Nodal Analysis (MNA) method, Fixed Admittance Matrix Nodal Method (FAMNM) and an optimization technique to assess the optimal value of the switches conductance in order to minimize the relevant errors. Moreover, the proposed platform includes an automatic procedure to translate the netlist user-defined circuit schemes to the relevant equations to be solved in the FPGA. The proposed simulator is validated first by comparing the FPGA- based simulation results with offline ones performed by EMTP- RV. Then, further validation is presented by means of a dedicated HIL experimental setup composed of a controller connected to an actual two-level, three-phase inverter and its corresponding FPGA real-time model.
Fichier principal
Vignette du fichier
L2EP_IPST_2015_COLAS.pdf (1.16 Mo) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03170494 , version 1 (16-03-2021)

Identifiants

  • HAL Id : hal-03170494 , version 1

Citer

Reza Razzaghi, Frédéric Colas, Xavier Guillaud, Mario Paolone, Fahrad Rachidi. Hardware-in-the-Loop Validation of an FPGA-Based Real-Time Simulator for Power Electronics Applications. 11th International Conference of Power Systems Transients (IPST 2015)), Jun 2015, Cavtat, Croatia. pp.15IPST070. ⟨hal-03170494⟩
40 Consultations
137 Téléchargements

Partager

More