Gate-damage accumulation and off-line recovery in SiC power MOSFETs with soft short-circuit failure mode - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Microelectronics Reliability Année : 2020

Gate-damage accumulation and off-line recovery in SiC power MOSFETs with soft short-circuit failure mode

Résumé

This paper proposes the detailed analysis of the short-circuit failure mechanism of a particular class of silicon carbide (SiC) power MOSFETs, exhibiting a safe fail-to-open-circuit type signature. The results are based on extensive experimental testing, including both functional and structural characterisation of the transistors, specifically devised to bring along gradual degradation and progressive damage accumulation. It is shown that the soft failure feature is associated with degradation and eventual partial shorting of the gate-source structure. Moreover, partial recovery, induced here by ad-hoc off-line biasing, is observed on degraded components. The results indicate that it is a realistic new option for deployment in the application to yield enhanced system level robustness and system-level hopping-home operational mode capability, of great importance in a number of reliability critical domains, such as, for instance, transportation.
Fichier principal
Vignette du fichier
ESREF_2020_SiC_Toul_FR1_Def_2_HAL.pdf (935.8 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02985693 , version 1 (02-11-2020)

Identifiants

Citer

A. Castellazzi, Frédéric Richardeau, A. Borghese, François Boige, A. Fayyaz, et al.. Gate-damage accumulation and off-line recovery in SiC power MOSFETs with soft short-circuit failure mode. Microelectronics Reliability, In press, ⟨10.1016/j.microrel.2020.113943⟩. ⟨hal-02985693⟩
47 Consultations
103 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More