A probabilistic and timed verification approach of SysML state machine diagram - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2015

Dates et versions

hal-02561374 , version 1 (03-05-2020)

Identifiants

Citer

Abdelhakim Baouya, Djamal Bennouar, Otmane Ait Mohamed, Samir Ouchani. A probabilistic and timed verification approach of SysML state machine diagram. 2015 12th International Symposium on Programming and Systems (ISPS), Apr 2015, Algiers, France. pp.1-9, ⟨10.1109/ISPS.2015.7245001⟩. ⟨hal-02561374⟩

Collections

UNIV-LORRAINE
8 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More