Low-Loss Ka-band SPDT Switch Design Methodology for 5G Applications in 65 nm CMOS SOI Technology - Archive ouverte HAL
Communication Dans Un Congrès Année : 2020

Low-Loss Ka-band SPDT Switch Design Methodology for 5G Applications in 65 nm CMOS SOI Technology

Résumé

This paper presents a design methodology for front end module SPDT switches. Then it is applied to an advanced CMOS SOI circuit for Ka-band 5G mobile communications. Firstly the specifications are discussed to address the targeted use case. The chosen technology, offering a simulated FoM of 110 fs, is introduced. Then, the easily scalable non technology dependent design methodology is presented. Measurement results of a series-shunt switch demonstrator are reported for methodology validation. The fabricated SPDT achieves insertion losses lower than 1 dB and an isolation above 20 dB in the 24-31 GHz frequency range. The measured performances are comparable to other recently reported SPDT based on advanced CMOS technologies

Mots clés

Fichier non déposé

Dates et versions

hal-02476435 , version 1 (12-02-2020)

Identifiants

  • HAL Id : hal-02476435 , version 1

Citer

Thibault Despoisse, Nathalie Deltimple, Anthony Ghiotto, Magali de Matos, Pierre Busson. Low-Loss Ka-band SPDT Switch Design Methodology for 5G Applications in 65 nm CMOS SOI Technology. IEEE Topical Meetings on Silicon Monolithic Integrated Circuits in RF Systems, Jan 2020, San Antonio, United States. ⟨hal-02476435⟩
38 Consultations
0 Téléchargements

Partager

More