Insights in accesses optimization for nFET low temperature Fully Depleted Silicon On Insulator devices - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Insights in accesses optimization for nFET low temperature Fully Depleted Silicon On Insulator devices

Résumé

This work gives insights on the performance levers to optimize nFET Fully Depleted Silicon On Insulator sheet resistance with low temperature activation. Optimum dopant concentration, i.e clusterization limit for arsenic and phosphorus activated at 600°C has been extracted. This study shows that phosphorus appears to be the best candidate for nFET low temperature doping. Solid Phase Epitaxial Regrowth at 600°C enables to reach activation levels identical to the thermodynamic equilibrium at 1050°C
Fichier non déposé

Dates et versions

hal-02049010 , version 1 (26-02-2019)

Identifiants

  • HAL Id : hal-02049010 , version 1

Citer

L. Pasini, B. Sklenard, P. Batude, M. Cassé, P. Rivallin, et al.. Insights in accesses optimization for nFET low temperature Fully Depleted Silicon On Insulator devices. 2014 14th International Workshop on Junction Technology (IWJT), May 2014, Shanghai, China. pp.33-38. ⟨hal-02049010⟩
23 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More