Extended recursive analysis for tilera tile64 NoC architectures: towards inter-NoC delay analysis - Archive ouverte HAL Access content directly
Journal Articles ACM SIGBED Review Year : 2017

Extended recursive analysis for tilera tile64 NoC architectures: towards inter-NoC delay analysis

Abstract

A heterogeneous network, where a switched-Ethernet backbone, e.g. AFDX, interconnects several end systems based on Network-on-Chip (NoC), is a promising candidate to build new avionics architectures. When using such a heterogeneous network for real-time applications, a global worst-case traversal time (WCTT) analysis is needed. In this short paper we focus on the intra-NoC communication on a Tilera TILE64-like NoC. First, we extend the Recursive Calculus (RC) to achieve tighter intra-NoC WCTT. Then, we explain how this intra-NoC WCTT analysis could be used in a compositional manner for the end-to-end inter-NoC delay analysis.
Fichier principal
Vignette du fichier
Ayed_21537.pdf (187.83 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-02001611 , version 1 (31-01-2019)

Identifiers

Cite

Hamdi Ayed, Jérôme Ermont, Jean-Luc Scharbarg, Christian Fraboul. Extended recursive analysis for tilera tile64 NoC architectures: towards inter-NoC delay analysis. ACM SIGBED Review, 2017, 14 (3), pp.35-37. ⟨10.1145/3166227.3166232⟩. ⟨hal-02001611⟩
21 View
69 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More