Optimization of Trigate-On-Insulator MOSFET aspect ratio with MASTAR - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2015

Optimization of Trigate-On-Insulator MOSFET aspect ratio with MASTAR

Résumé

In this work, the optimum design of Trigate-on-Insulator MOSFET devices is investigated with the MASTAR platform, focusing on the channel aspect ratio. First, the MAS-TAR Trigate model is described, and new components are validated with TCAD simulations. Using the verilog-A implementation of this model, SPICE simulations of inverter chains are later performed to analyze the device performance, employing different power reduction techniques. Finally, the variability issue is addressed with Monte-Carlo simulations of 6T SRAM cells.
Fichier non déposé

Dates et versions

hal-01959154 , version 1 (18-12-2018)

Identifiants

Citer

Gaspard Hiblot, Quentin Rafhay, Loic Gaben, Gérard Ghibaudo, Frédéric Boeuf. Optimization of Trigate-On-Insulator MOSFET aspect ratio with MASTAR. 2015 ESSDERC - 45th European Solid-State Device Research Conference, Sep 2015, Graz, Austria. pp.242-245, ⟨10.1109/ESSDERC.2015.7324759⟩. ⟨hal-01959154⟩
36 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More