High performance low temperature FinFET with DSPER, gate last and Self Aligned Contact for 3D sequential mtegration - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2017

High performance low temperature FinFET with DSPER, gate last and Self Aligned Contact for 3D sequential mtegration

Résumé

For the first time, a low temperature (LT) FinFET process is demonstrated, using Solid Phase Epitaxy Regrowth (SPER), gate last integration and Self Aligned Contact (SAC). The LT devices exhibit performances close to those of the High Temperature Process Of Reference (HT POR). Several techniques of SPER doping are investigated and an innovative Double SPER (DSPER) process using two amorphization/recrystallization steps, is demonstrated. This DSPER process has the advantage of doping the bulk of the S/D junctions. This work opens the door to the fabrication of high-performance LT FinFETs for 3D sequential integration.
Fichier non déposé

Dates et versions

hal-01959097 , version 1 (18-12-2018)

Identifiants

Citer

J. Micout, V. Lapras, P. Batude, C. Fenouillet-Beranger, J. Lacord, et al.. High performance low temperature FinFET with DSPER, gate last and Self Aligned Contact for 3D sequential mtegration. 2017 IEEE International Electron Devices Meeting (IEDM), Dec 2017, San Francisco, United States. pp.32.2.1-32.2.4, ⟨10.1109/IEDM.2017.8268484⟩. ⟨hal-01959097⟩
72 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More