Towards high density STT-MRAM at sub-20nm nodes - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2018

Towards high density STT-MRAM at sub-20nm nodes

Résumé

STT-MRAM are attracting an increasing interest from microelectronics industry. They are about to enter in volume production with the first goal of replacing embedded Flash memory. To go towards high density STT-MRAM at sub-20nm nodes, two major issues have to be solved. One is the nanopatterning of the magnetic tunnel junctions at 1x feature size (F) and narrow pitch (pitch<2F). The other is to increase the thermal stability of the storage magnetization at sub-20nm nodes. This paper addresses these two issues and propose innovative approaches to solve these two difficulties.
Fichier principal
Vignette du fichier
Digest_abstract_TMRC-2018_S-Lequeux-LP-BD_stickToAuthors.pdf (434.3 Ko) Télécharger le fichier
Loading...

Dates et versions

hal-01934201 , version 1 (06-12-2018)

Identifiants

Citer

V. D Nguyen, N. Perrissin, S. Lequeux, J. Chatterjee, L. Tille, et al.. Towards high density STT-MRAM at sub-20nm nodes. 2018 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), Apr 2018, Hsinchu, Taiwan. ⟨10.1109/VLSI-TSA.2018.8403867⟩. ⟨hal-01934201⟩
83 Consultations
115 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More