SysML Models Verification and Validation in an Industrial Context: Challenges and Experimentation - Archive ouverte HAL Access content directly
Conference Papers Year : 2018

SysML Models Verification and Validation in an Industrial Context: Challenges and Experimentation

Abstract

This paper presents a solution for SysML model verification and validation, with a return of experience from its implementation in an industrial context. We present this solution as a way to overcome issues regarding the use of SysML in an industrial context. We contribute by providing a method and a list of the existing challenges and experimentation results. We advocate the need to have semantics for SysML models without having to define a full domain-specific modeling language. We highlight the work, requirements and benefits that arise from the application of existing technical solutions, and hint at new perspectives and future development in system verification and validation.
Fichier principal
Vignette du fichier
2018-ECMFA.pdf (717.13 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-01815510 , version 1 (14-06-2018)

Identifiers

  • HAL Id : hal-01815510 , version 1

Cite

Ronan Baduel, Mohammad Chami, Jean-Michel Bruel, Iulian Ober. SysML Models Verification and Validation in an Industrial Context: Challenges and Experimentation. European Conference on Modelling Foundations and Applications, Jun 2018, Toulouse, France. ⟨hal-01815510⟩
231 View
1062 Download

Share

Gmail Mastodon Facebook X LinkedIn More