This paper presents a methodology for ASIP Core design, based on macro-blocks generators and retargetable software tools. This methodology includes design space exploration, performance profiling and portable synthesis of the core. An example of a flexible DSP core is presented.