Hierarchical Static Timing Analysis at Bull with HiTas - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2000

Hierarchical Static Timing Analysis at Bull with HiTas

Résumé

This paper describes the method used in the design of a 26 million transistors chip at BULL to verify the timing performance using the hierarchical timing analysis tool HiTas as well as the interactive path browser Xtas. Those tools have been designed at UPMC and are now commercialized by AVERTEC. The complexity is handled by partitioning the analysis according to the hierarchical partitioning of the design phase. The propagation times within a circuit are represented using a multi-level hierarchical timing view.
Fichier non déposé

Dates et versions

hal-01573604 , version 1 (10-08-2017)

Identifiants

  • HAL Id : hal-01573604 , version 1

Citer

Karim Dioury, Anthony Lester, Alain Debreil, Grégoire Avot, Alain Greiner, et al.. Hierarchical Static Timing Analysis at Bull with HiTas. Design Automation and Test in Europe Conference User Forum (DATE'2000), Mar 2000, Paris, France. pp.55-60. ⟨hal-01573604⟩
137 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More