A Digital Sine-Weighted Switched-Gm mixer for Single-Clock Power-Scalable Parallel Receivers - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2017

A Digital Sine-Weighted Switched-Gm mixer for Single-Clock Power-Scalable Parallel Receivers

Résumé

This paper presents a mixed A/D architecture for parallel channelized RF receiver applications. Its power consumption scales with the number of active receivers and hence with the available overall data rate. A digital sine-weighted switched-Gm mixer with a DDFS per channel is proposed as a zero-IF mixer. The DDFS of all channels are programmable via a Look up Table and are driven by a single central clock. Each channel also exploits a 2-path filter to increase selectivity and interference robustness. To demonstrate the concept two parallel receivers were implemented in a 28nm UTBB FD-SOI CMOS, with 9.5mW/receiver, achieving 40dB of dynamic range, 13dB NF and better than 75 dB inter-receiver isolation.
Fichier principal
Vignette du fichier
CICC_2017_Final.pdf (2.23 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01539447 , version 1 (14-06-2017)

Identifiants

  • HAL Id : hal-01539447 , version 1

Citer

Reda Kasri, Eric Klumperink, Philippe Cathelin, Éric Tournier, Bram Nauta. A Digital Sine-Weighted Switched-Gm mixer for Single-Clock Power-Scalable Parallel Receivers. IEEE Custom Integrated Circuits Conference, Apr 2017, Austin, United States. 4p. ⟨hal-01539447⟩
201 Consultations
200 Téléchargements

Partager

Gmail Facebook X LinkedIn More