High Performance SoC Design Using Magnetic Logic and Memory - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

High Performance SoC Design Using Magnetic Logic and Memory

Résumé

As the technolody node shrinks down to 90nm and below, high standby power becomes one of the major critical issues for CMOS highspeed computing circuits (e.g. logic and cache memory) due to the high leakage currents. A number of non-volatile storage technologies, such as FRAM, MRAM, PCRAM and RRAM, are under investigation to bring the non-volatility into the logic circuits and then eliminate completely the standby power issue. Thanks to its infinite endurance, high switching/sensing speed and easy integration on top of CMOS process, MRAM is considered as the most promising one. Numerous logic circuits based on MRAM technology have been proposed and prototyped in the last years. In this paper, we present an overview and current status of these logic circuits and discuss their potential applications in the future from both physical and architectural points of view.
Fichier principal
Vignette du fichier
978-3-642-32770-4_2_Chapter.pdf (2.4 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01519767 , version 1 (09-05-2017)

Licence

Paternité

Identifiants

Citer

Yahya Lakys, Jacques-Olivier Klein, Daniel Etiemble, Dafiné Ravelosona, Claude Chappert, et al.. High Performance SoC Design Using Magnetic Logic and Memory. VLSI-SoC: Very Large Scale Integration - System-on-Chip, Oct 2011, Hong Kong, China. pp.10-33, ⟨10.1007/978-3-642-32770-4_2⟩. ⟨hal-01519767⟩
984 Consultations
327 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More