Cache Aware Dynamics Data Layout for Efficient Shared Memory Parallelisation of EUROPLEXUS - Archive ouverte HAL Access content directly
Conference Papers Year : 2016

Cache Aware Dynamics Data Layout for Efficient Shared Memory Parallelisation of EUROPLEXUS

Abstract

Parallelizing industrial simulation codes like the EUROPLEXUS software dedicated to the analysis of fast transient phenomena, is challenging. In this paper we focus on the efficient parallelization on a multi-core shared memory node. We propose to have each thread gather the data it needs for processing a given iteration range, before to actually advance the computation by one time step on this range. This lazy cache aware layout construction enables to keep the original data structure and leads to very localised code modifications. We show that this approach can improve the execution time by up to 40% when the task size is set to have the data fit in the L2 cache.
Fichier principal
Vignette du fichier
europlexus-iccs2016.pdf (701.99 Ko) Télécharger le fichier
Vignette du fichier
mara2.jpg (74.48 Ko) Télécharger le fichier
mara2-eps-converted-to.pdf (59.62 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Format : Figure, Image
Origin : Files produced by the author(s)
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01420005 , version 1 (20-12-2016)

Identifiers

Cite

Marwa Sridi, Bruno Raffin, Vincent Faucher. Cache Aware Dynamics Data Layout for Efficient Shared Memory Parallelisation of EUROPLEXUS. International Conference on Computational Science (ICCS), Jun 2016, San Diego, United States. pp.1083 - 1092, ⟨10.1016/j.procs.2016.05.413⟩. ⟨hal-01420005⟩
528 View
205 Download

Altmetric

Share

Gmail Facebook X LinkedIn More