DPA on quasi delay insensitive asynchronous circuits: concrete results - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2004

DPA on quasi delay insensitive asynchronous circuits: concrete results

Résumé

This paper presents the first concrete results of Differential Power Analysis applied on secured Quasi Delay Insensitive asynchronous logic. In fact, the properties of QDI asynchronous circuits (1-of-N encoded data and four-phase handshake protocol) are exploited to improved chip resistance against power analysis. Different architectures and design styles were investigated and analyzed. Three different DES circuits have been designed and fabricated: two in asynchronous technology and one in synchronous to be used as a reference. The results obtained demonstrate that QDI asynchronous circuits significantly improve the DPA resistance. This study also enabled us to identify some limits i.e. residual sources of leakage, that will be addressed in future works.
Fichier non déposé

Dates et versions

hal-01399172 , version 1 (18-11-2016)

Licence

Paternité - Pas d'utilisation commerciale

Identifiants

  • HAL Id : hal-01399172 , version 1

Citer

Ghislain Fraidy Bouesse, B. Robisson, Pierre-Yvan Liardet, M. Renaudin, E. Beigné, et al.. DPA on quasi delay insensitive asynchronous circuits: concrete results. XIX Conference on Design of Circuits and Integrated Systems (DCIS'04), Nov 2004, Bordeaux, France. ⟨hal-01399172⟩

Collections

CEA UGA CNRS TIMA
130 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More