Controlled placement and routing techniques to improve timing balance of WDDL designs in Mesh-based FPGA
Résumé
The Wave Dynamic Differential Logic (WDDL) offers an affective way to address Differential Power Attack (DPA). However, the effectiveness of this countermeasure is guaranteed provided the routing of both the real and complementary paths is balanced, to obtain equal propagation delays and power consumption on differential signals.