Design Productivity of a High Level Synthesis Compiler versus HDL - Archive ouverte HAL Access content directly
Conference Papers Year : 2016

Design Productivity of a High Level Synthesis Compiler versus HDL


The complexity of hardware systems is currently growing faster than the productivity of system designers and programmers. This phenomenon is called Design Productivity Gap and results in inflating design costs. In this paper, the notion of Design Productivity is precisely defined, as well as a metric to assess the Design Productivity of a High-Level Synthesis (HLS) method versus a manual hardware description. The proposed Design Productivity metric evaluates the trade-off between design efficiency and implementation quality. The method is generic enough to be used for comparing several HLS methods of different natures, opening opportunities for further progress in Design Productivity. To demonstrate the Design Productivity evaluation method, an HLS compiler based on the CAPH language is compared to manual VHDL writing. The causes that make VHDL lower level than CAPH are discussed. Versions of the sub-pixel interpolation filter from the MPEG HEVC standard are implemented and a design productivity gain of 2.3× in average is measured for the CAPH HLS method. It results from an average gain in design time of 4.4× and an average loss in quality of 1.9×.
Fichier principal
Vignette du fichier
samos_hls-design-productivity_hal.pdf (332.57 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01358210 , version 1 (31-08-2016)



Maxime Pelcat, Cédric Bourrasset, Luca Maggiani, François Berry. Design Productivity of a High Level Synthesis Compiler versus HDL. 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS 2016), Jul 2016, Agios Konstantinos, SAMOS, Greece. ⟨10.1109/SAMOS.2016.7818341⟩. ⟨hal-01358210⟩
468 View
1367 Download



Gmail Facebook X LinkedIn More