An ESL framework for low power architecture design space exploration - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2016

An ESL framework for low power architecture design space exploration

Résumé

Designers of complex SoCs have to face the issue of tuning their design to achieve low power consumption without compromising performance. A set of complementary techniques at hardware level are able to reduce power consumption but most of these techniques impact system performance and behavior. At register transfer level, low power design flows are available. Unfortunately, equivalent design flows at transactional level are missing. In this paper we describe how a power/clock intent could be described at transactional level using a separation of concerns process and how the transactional simulation code merging functional and power behaviors can be generated automatically using a model-driven engineering approach.
Fichier non déposé

Dates et versions

hal-01315340 , version 1 (13-05-2016)

Identifiants

Citer

Hend Affes, Amal Ben Ameur, Michel Auguin, François Verdier. An ESL framework for low power architecture design space exploration. IEEE International Conference on Application-specific Systems, Architectures and Processors, Jul 2016, Londres, United Kingdom. pp.227-228, ⟨10.1109/ASAP.2016.7760801⟩. ⟨hal-01315340⟩
74 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More