Hardware Parallel Architecture of a 3D Surface Reconstruction: Marching Cubes Algorithm - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue International Journal of Circuits, Systems and Signal Processing Année : 2012

Hardware Parallel Architecture of a 3D Surface Reconstruction: Marching Cubes Algorithm

Résumé

In this paper we present a study of the algorithmic and architectural exploration methodology for a parallelism of the 3D reconstructing algorithm (Marching Cubes) and its optimized implementation on FPGA. We aim at defining a parallel multiprocessor architecture implementing this algorithm in an optimal way and Elementary Processor (EP) architecture dedicated to this algorithm. We use the SynDEx tool which adapts the AAA (Algorithm Architecture Adequacy) methodology, to find a good compromise between the computing power, the functionality of each PE, the optimization constraint (time, area), and the parallelization efficiency. Then, we describe a first implementation of PE on FPGA.
Fichier non déposé

Dates et versions

hal-01286517 , version 1 (11-03-2016)

Identifiants

  • HAL Id : hal-01286517 , version 1

Citer

Manel Mili, Bouraoui Mahmoud, Mohamed Akil, Mohamed Hédi Bedoui. Hardware Parallel Architecture of a 3D Surface Reconstruction: Marching Cubes Algorithm. International Journal of Circuits, Systems and Signal Processing, 2012, 6 (2), pp.143-150. ⟨hal-01286517⟩
148 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More