Surface effects on split C-V measurements on SOI wafers - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Surface effects on split C-V measurements on SOI wafers

Résumé

The experimental conditions for split C-V technique in pseudo-MOSFET configuration are investigated. Previous studies showed that the capacitance variation with frequency is dominated by the equivalent RC circuit describing the channel formation. Therefore, an extrapolation of interface trap density was not possible. Here, we demonstrate that the conductance term, measured at low frequency as a function of gate bias, is clearly influenced by the quality of the top wafer surface, potentially leading to the evaluation of interface traps.
Fichier non déposé

Dates et versions

hal-01182138 , version 1 (30-07-2015)

Identifiants

  • HAL Id : hal-01182138 , version 1

Citer

L. Pirro, Ionica I., Gérard Ghibaudo, Sorin Cristoloveanu,. Surface effects on split C-V measurements on SOI wafers. 10th EUROSOI Workshop, Jan 2014, Tarragone, Spain. ⟨hal-01182138⟩
56 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More