Insulated Gate Driver for eGaN Fet - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Insulated Gate Driver for eGaN Fet

Résumé

EPC eGaN transistors have demonstrated performance improvements in comparison with Si MOSFETs ( [1], [2] and [3]) but their gate is sensitive to overvoltage (recommended gate source voltage is 5V and the maximum is 6V). In this paper, an efficient insulated and fast gate driver topology is investigated considering parasitic elements. Then, a theoretical and experimental comparison is made. An IC is realized to reduce the gate circuit parasitic elements and its performances are compared with other gate circuit topologies.
Fichier non déposé

Dates et versions

hal-01067186 , version 1 (23-09-2014)

Identifiants

  • HAL Id : hal-01067186 , version 1

Citer

Johan Delaine, Pierre-Olivier Jeannin, David Frey, Kevin Guépratte. Insulated Gate Driver for eGaN Fet. ECCE 2014, Sep 2014, Pittsburgh, PA, United States. ⟨hal-01067186⟩

Collections

UGA CNRS G2ELAB
37 Consultations
0 Téléchargements

Partager

Gmail Mastodon Facebook X LinkedIn More